In order to make a register transfer structure testable, it is usually divided into functional blocks that can be tested independently by various test methods. The test patterns are shifted in or generated autonomously at the inputs of each block The test responses of a block are compacted or observed at its output register. In this paper a unified method for assembling all the single tests to a global schedule is presented. It is compatible with a variety of direrent test methods. The described scheduling procedures reduce the overall test time and minimize the number of internul registers that have to be made directly observable.
synthesis or during top-down design test circuitry has already been added at the register tranfer level, and the circuit has been segmented into subcircuits that are surrounded by test registers (e.g. [l, 161) . Figure 1 shows an example.
The test registers can be shift registers included in a (partial) scan path, or multifunctional registers for generating test patterns and compacting test responses in an autonomous mode (BIST registers). Compaction is mostly done by signature analysis whereas the generated pattems may be random (BILBO [lo] ), weighted random (GURT [20] ), pseudo-exhaustive [2] , or even deterministic pattems.
For test execution, the order of testing the subcircuits has to be specified. The test schedule should achieve a short test time, and its implementation should cause only low additional hardware cost. In this paper a scheduling approach for assembling a complete test is presented which allows combining various test strategies, e. g. (weighted) random, (pseudo-)exhaustive or deterministic, and external scan-based or built-in test.
If only a scan-based external test is considered, the test hardware overhead is independent of the test schedule. In [7, 151, a segmentation approach for this situation is described, all subcircuits are tested simultaneously. The first test session lasts until the subcircuit with the smallest test length has been tested completely. Afterwards, test patterns are applied only to the remaining subcircuits. [ 151 proposed a procedure to order the registers included in the scan chain such that the execution time of this test schedule is minimized.
For self-testable circuits, a different segmentation is appropriate. In order to test a portion of the circuit, at least one test register must collect test responses. Thus the smallest region that can be tested independently (test unit) consists of one test register that can be configured as a test response collector, the block of logic connected to the inputs of this register, and a set of test registers to supply test patterns for the inputs of the block.
In this way, every test unit U(%) is uniquely determined by the test register Ti at its outputs. In figure 1 , the test unit u(T4) includes test register T4 (collecting test responses), logic block 1, and the test registers Ti and T2 (supplying patterns). The block contained in the test unit usually consists of combinational or pipeline structured logic. Test units may overlap.
In this paper, we consider block tests as defined in [5] . A block test is a test of a test unit using one specific test method. Block tests are regarded as indivisible entities for scheduling. Generally not all block tests can be performed simultaneously since they share some test resources that can be used only exclusively. If for instance deterministic patterns are applied, the block tests of test units u(T4) and u(T5) in figure 1 might have contradicting requirements on the contents of register T2. These restrictions are described in the test incompatibility graph GI := (U, EI) [5]. The nodes U E U of this graph represent the block tests, the edges connect pairs of block tests that cannot be performed simultaneously (incompatible block tests).
If a test unit is tested by multiple test methods (e.g. applying random patterns followed by some deterministic patterns), there are multiple block tests for this test unit. The test schedule also has an impact on the number of signatures that have to be evaluated. A BIST register that operates in the signature analysis mode can get a faulty signature if the processed test unit contains a detectable fault, or if at least one of the involved pattern generating BIST registers has got a faulty signature some time before and thus produces a pattern sequence that differs from the fault-free case. In this way faulty signatures can propagate through the circuit provided that the test registers are not reinitialized during test execution [18] . If for instance in figure 1 the test of unit u(T5) produced a faulty signature in test register T5. and afterwards this register generates patterns for u(T7), then u(T7) gets an entirely wrong pattern sequence and the responses observed in T7 differ from the fault-free situation.
In this paper the propagation of faulty signatures is utilized to reduce the amount of self-test hardware. For many circuits the scanning of test registers and the evaluation of signatures can be restricted to a subset of the test registers and must be done only once at the end of the entire test. The advantages of this approach are short test times, a simplified self-test control and savings in hardware overhead by omitting the internal scan path.
The rest of this paper is organized as follows: The next section introduces test units more formally and discusses the compatibility of test units that are subject to different test strategies. In section 3, the resulting test incompatibility graphs are constructed and test scheduling is reduced to graph coloring. Furthermore, an algorithm is presented which builds test schedules such that no internal signatures need to be evaluated, an internal scan path is not required, and the complete test information is available at the primary outputs. Finally, in section 4 some experimental results are discussed.
Test units 2 . 1 Register transfer description
Test scheduling procedures require a description of the circuit under test including BIST and scan registers. A common description is the register graph that is produced as an intermediate structure during high-level synthesis or during top-down design (see figure 2 ).
The nodes of the register graph G R := (VR, ER) represent the registers, and there is a directed edge between two nodes if there exists a path of combinational elements between the corresponding registers. The node set VR includes the subsets N: Registers without any testability features D: Directly accessible registers (primary inputs I, primary outputs 0, and registers that are integrated into a partial or complete scan path) T: BIST registers for generating test patterns and compacting test responses in an autonomous mode Some or all BIST registers are directly accessible. In a fully self-testable design we have T 3 I U 0.
The test register graph GT := (VT, ET) has the node set VT := DuT, and for each path in GR that connects two nodes of VT only via nodes of N there is a correspond- The hardware overhead for testability reasons depends on both the number of scannable registers and the number of BIST registers. Including BIST registers in a (partial) scan path increases the overhead as the BIST registers need an extra shift mode, additional area is required for wiring, and test control is more complex.
Placement of test registers
In order to obtain testable subcircuits, the scannable registers and the BIST registers must be placed at appropriate positions. Breaking all cycles in the circuit structure by a partial scan path bounds the length of the required test sequences to the sequential depth of the circuit [4,7,12, 141. The placement of test registers as shown in figure 3 breaks all cycles and is suited to scan-based testing. As T5' is not used for collecting test responses, we obtain two test units.
For scan-based testing, the output register of a test unit may also serve as one of its input registers. For BIST, however, the circuit structure obtained from breaking all cycles is not a priori suited to BIST since during selftesting some registers may have to generate patterns and compact test responses concurrently (e.g. T4'). This kind of parallel self-test, where the signatures are used as test pattems, is feasible in some cases [9, 191, but figure 1 , u(T5) and u(T7) are incompatible. b2: Weighted random, pseudo-exhaustive or deterministic pattems: In addition to the 'condition of b 1, here also the input registers have to be disjoint. Hence u(T5) and u(T7) are incompatible, but also u(T4) and u(T5).
Using these conditions, the test incompatibility graph GI := (U, El) is constructed where the edges connect incompatible test units. Depending on the test method applied, figure 5 shows the resulting test incompatibility graph for the circuit of figure 2. 
. Test scheduling
In this section, general test scheduling procedures are presented that can be applied to circuits with a variety of different testing techniques. Let E be the set of all the test registers that are used for collecting test responses. If the only objective is a minimum number of test sessions, then a test schedule S = ((so, SI, ..., Sd-l), E) has to be constructed where d is minimum. This problem can be solved by coloring the test incompatibility graph GI.
In order to reduce the BIST hardware overhead, the number of evaluated signatures should be minimized. The signatures collected in the test registers at the primary outputs must always be evaluated since they cannot influence any other signatures. Usually these signatures are sufficient. Only if some test registers at the primary outputs have a relatively high aliasing probability, other test registers must be added to the minimal set of test registers, Emin, whose contents have to be evaluated at test end. The following problem has to be solved.
Test scheduling with a fixed (minimal) set of evaluated signatures:
Given:
Test register graph, e ( For each test register used as a signature analyzer, it is sufficient to consider a shortest path to a test register of Emin. There always exists such a path since the information in all nonredundant parts of the circuit has an effect on the data at the primary outputs. The resulting conditions can be summarized by a directed tree (precedence tree) where the nodes represent the test units and an edge (u(Ti), u(Tj)) means that the test unit u(Ti) must be processed before the test unit u(Tj).
Each node u(Ti) of the tree is marked with a value dist(u(Ti)) that gives the length of the longest path leading to u(Ti). In order to propagate the effects of all faults to the signatures at the primary outputs, at least dist(u(T0)) test sessions must be executed. Figure 7 shows the precedence tree for the circuit of figure 6.
The test session sequence (so, s i , ..., sd-l)r that satisfies all the conditions given by the test incompatibility graph and the precedence tree is built in reversed time order. Since the signatures at the primary outputs cannot influence any other signatures, it is best to collect them during the last test session. The signatures that can influence the signatures at the primary outputs should preferably be collected during the last but one test session, and so on.
At the beginning, all the test sessions are empty, and only the root of the precedence tree is marked as scheduled. In each step, all nodes of the precedence tree that have not yet been marked as scheduled, but whose immediate successors have already been marked as scheduled, can be included in the next test session. If not all of these candidates are compatible to each other and to the test units already included in the test session, the nodes with higher distance values are preferred. These priorities help to keep the test session sequence as short as possible. The newly included nodes are also marked as scheduled. For the example circuit of figure 6 and d=3, the resulting test schedule is ( ( I u(T3), u(T8 Figure 7 : Test register graph (left), test incompatibility graph (center), and precedence tree (right) for the circuit of figure 6 If the constructed test schedule (sr, Emin) does not achieve the required fault coverage, the number of repetitions must be increased until the value FCO is reached ( cf. [18] ). Of course a fault coverage value greater than the value obtained without test response compaction (and fault masking) cannot be obtained.
The method described above is easily extended to circuits containing some test units that are tested using a scan path. The scannable registers that collect test responses are added to the set Emin before the precedence tree is constructed. Then the procedure described above is applied in the same way.
design)

. Experimental results
This section presents the results achieved on three different designs. The circuit MU implements matrix multiplication, and its register transfer structure was generated by a high-level synthesis system [8]; the signal processor SP is the result of a manual design as described in [13] ; and s35932 is one of the ISCAS'89 sequential benchmark circuits [3] whose description at register transfer level has been constructed using the method of [ 171. The other sequential benchmark circuits cannot serve as examples since they seem to be control units with an irregular structure, and their descriptions at register transfer level are not known. Table 1 and table 2 For the external scan-based test using weighted random, pseudo-exhaustive or deterministic patterns, all the registers at the primary inputs and outputs were included in a scan chain and in addition a minimal number of registers such that each cycle of the register graph contains at least one scannable register. Then the test incompatibility graphs were constructed, and the test schedules with a minimal number of test sessions were determined using the graph coloring method (table 3) . Compared to sequentially testing all the test units, the number of test sessions is reduced by 50% (MU), 56% (SP) and 24% (s35932), respecti vel y . graph coloring graph coloring 28 For the internal test, multifunctional test registers were placed at the primary inputs and outputs, and a minimal number of additional BIST registers was inserted such that each cycle of the register graph includes at least two of them. In general, we get other test units than those obtained in the scan designs. The test incompatibility graphs differ for random patterns on the one hand and weighted random, pseudo-exhaustive or deterministic patterns on the other hand. Table 4 and table 5 show the scheduling results of the graph coloring method and the procedure described in section 3 (called SEQUENCE). The graph coloring method assumes that all test registers are observable, whereas SEQUENCE drives the signatures to the primary outputs and thus reduces the number of test registers that must be observable from 15 to 4 (MU), from 31 to 13 (SP), and from 64 to 10 (s35932), respectively. d is the number of different test sessions. r denotes how often these test sessions must be executed so that the faults of all test units can influence the signatures at the primary outputs. The algorithm provides various solutions where a larger d in general complicates test control, and a larger r prolongs test time.
